

LISTING OF THE CLAIMS

Pursuant to 37 C.F.R. §1.121, provided below is a listing of the claims of the present patent application.

1. (Previously Presented) A system for effectuating the transfer of data blocks having intervals across a clock boundary between a first clock domain and a second clock domain, wherein said first clock domain is operable with a first clock signal and said second clock domain is operable with a second clock signal, said first and second clock signals having a ratio of N first clock cycles to M second clock cycles, wherein $N/M > 1$, comprising:

a first circuit portion for providing said data blocks to a second circuit portion;

a synchronizer controller disposed between said first and second clock domains for providing at least one dead cycle control signal to said second circuit portion, wherein said at least one dead cycle control signal is indicative of the location of at least one dead cycle between said first and second clock signal; and

control logic associated with said second circuit portion for generating data transfer control signals responsive to said at least one dead cycle control signal, said data transfer control signals for controlling said second circuit portion whereby said data blocks are transmitted as contiguous data blocks relative to said at least one dead cycle, wherein said control logic is operable to generate data transfer control signals for transferring multi-channeled packet data, each channel's data blocks being interleaved with data blocks of other channels.

2. (Original) The system for effectuating the transfer of data blocks having intervals as recited in claim 1, wherein said first circuit portion comprises a packet interface.

3. (Original) The system for effectuating the transfer of data blocks having intervals as recited in claim 1, wherein said second circuit portion comprises:

at least one queue operably coupled to said first circuit portion for temporarily storing said data blocks; and

a multiplexer (MUX) block operably coupled to said first circuit portion and said at least one queue, said MUX block operating under a MUX selection control signal generated by said control logic for selecting between data blocks stored in said at least one queue and data blocks provided by said first circuit portion without queuing, whereby said data blocks are transmitted as an output of said MUX block to a synchronizer operating under control of said synchronizer controller.

4. (Original) The system for effectuating the transfer of data blocks having intervals as recited in claim 1, wherein each of said data blocks comprises one bit.

5. (Original) The system for effectuating the transfer of data blocks having intervals as recited in claim 1, wherein each of said data blocks comprises multiple bits.

6. (Original) The system for effectuating the transfer of data blocks having intervals as recited in claim 1, wherein said data blocks comprise a header that provides protocol control information relative to said data blocks.

7. (Original) The system for effectuating the transfer of data blocks having intervals as recited in claim 6, wherein said header is removed from said header blocks for processing by said control logic.

Claim 8 is cancelled.

9. (Original) The system for effectuating the transfer of data blocks having intervals as recited in claim 1, wherein said at least one dead cycle comprises $N - M$ dead cycles.

10. (Original) The system for effectuating the transfer of data blocks having intervals as recited in claim 1, wherein at least one of said data blocks is positioned adjacent to said at least one dead cycle.

11. (Original) The system for effectuating the transfer of data blocks having intervals as recited in claim 1, wherein said dead cycle control signal is provided 0 to $N - 1$ cycles prior to said dead cycle.

Please cancel, without prejudice or disclaimer, claims 12-24.